



Clapton (EL7) AIO Block Diagram

01





Clock Generator

02




	ICS9LPRS365 (ALPRS365K13)	RTM8751-606 (AL000875K06)	PULL HIGH	PULL DOWN
Pin 11	PCI2/TME	internal PD	NO OVERCLOCKING (default)	NORMAL RUN
Pin 13	PCI-4/27M_SEL	PCI-4/27M_SEL internal PD	PIN 24/25 IS 27MHz	PIN 20/21 IS SRC/DOT (default)
Pin 14	PCIF-5/ITP_EN	internal PD	PIN 53/54 IS CPUITP	PIN 53/54 IS SRC0 (default)

Clock Gen I2C




SEL2	SEL1	SEL0	Frequency select		
FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	Reserved		




Quanta Computer Inc.
PROJECT : EL7

Size	Document Number	Rev
	CLOCK GENERATOR	1A
Date:	Friday, April 24, 2009	Sheet 2 of 34









Layout note:-----
Comp0,2 connect with Zo=27.4ohm, make
trace length shorter than 0.5"
Comp1,3 connect with Zo=55ohm, make
trace length shorter than 0.5"



PROJECT : EL7

Size	Document Number Diamondville(1/2)	Rev 1A
Date:	Friday, April 24, 2009	Sheet 3 of 34







Quanta Computer Inc.

PROJECT : EL7

Size	Document Number	Rev
	945GMS HOST	1A
Date:	Friday, April 24, 2009	Sheet 5 of 34

DDR2 SYSTEM MEMORY

945GMS




NB P/N: AJSLB2R0T00



Quanta Computer Inc.


PROJECT : EL7


Size	Document Number	Rev
	945GMS DDR	1A
Date:	Friday, April 24, 2009	Sheet 6 of 34



945GMS POWER

08







Quanta Computer Inc.


PROJECT : EL7

ICH7M




	INTVRMEN
Enable (default)	1
Disable	0

ICH7 internal VR enable strap




Pull-UP

10



RTC



Modified 2009/01/21

RTC Battery P/N: AHL03003002

COMPONENTS

P/N

N270

AJSLB73VT01

945GSE

AJSLB2R0T00

ICH7-M

AJSL8YB0T03




Quanta Computer Inc.


PROJECT : EL7

Size	Document Number	Rev
	ICH7-M (CPU, SATA, IDE, LPC)	1A
Date:	Friday, April 24, 2009	Sheet 10 of 34

caps within 250mils




Direct Media Interface




SPI

USB


Pull-UP resistor




Platform Reset




PCI



Interrupt I/F



MISC



U11E ICH7-M



Quanta Computer Inc.

PROJECT : EL7


ICH7-M (USB & DMI & PCIE & PCI)

Size: Document Number: Rev 1A


Date: Friday, April 24, 2009 Sheet 11 of 34




LCD CONNECTOR **LCD MODULE**




LCD POWER SWITCH



BACKLIGHT CONTROL



CAMERA POWER








USB/B

USB cable

M/B

TO INVERTER POWER






Modify footprint 2009/03/05 by Jimmy:h-c236d150p2-8
NUT is the same as JRI:MBJR1003010



Quanta Computer Inc.

PROJECT : EL7

Size	Document Number	Rev
	1	1A
LVDS Bridge/HOLES		
Date:	Friday, April 24, 2009	Sheet 15 of 34




LANVCC

+3V_S5 R192 short0805 LANVCC

C391 0.1u/10V_4
C388 22u/6.3V_8


Remove R394 if external power 1.2v is used.
Remove R395 if switching regulator is enable

Reserve EEPROM for first stage. No stuff.




Rich Power comment: No matter U28 mounted or not, R397 always shall be mounted!




X'tal 25MHz




Modify 0413




modified 2009/01/13 by Rich Power comment



Transformer




P/N: DB0AT9LAN05



KEYBOARD For debug

(22) MY[15..0] >>
 (22) MX[7..0] >>


*88502-2401-24P-L



From EL1V

TOP Side


MB Side



TOP Side

SWITCH/B Side

Power SW




Modify 2209/03/02 :the same as CN4

PS2 MOUSE

Green

Brightness Control




close to conn to version:A




PS2 KEYBOARD

Purple

close to conn to version:A






	SD/MMC	MS	XD
SP0			
SP1			XD CD#
SP2	SD WP		
SP3	SD CD#		
SP4	SD DAT1		XD D4
SP5		MS BS	XD D5
SP6	SD DAT1	MS D1	XD D3
SP7	SD DAT0	MS D0	XD D6
SP8	SD DAT7	MS D2	XD D7
SP9		MS INS#	
SP10	SD DAT6	MS D3	XD D2
SP11	SD CLK	MS SCLK	XD D1
SP12	SD DAT5		XD D0
SP13	SD DAT4		XD WP#
SP14			XD RB#
SP15	SD DAT3		XD WE#
SP16	SD DAT2		XD RE#
SP17			XD ALE
SP18			XD CE#
SP19			XD CLE

4 IN 1 CONN

From PB2



Supporting MMC/SD/MS Cards

PLA P/N:DDFHD23MS002

TTN P/N:DDFHD23MS0A8




Quanta Computer Inc.

PROJECT : EL7



Size	Document Number	Rev
	RTS5159E 4IN1 CARD	1A
Date:	Friday, April 24, 2009	Sheet 19 of 34

SATA HDD




SATA ODD

Check New ODD CONN Pin Define.





ZT4 card connector


8.9" MINI-Card I (WLAN)



From PB2 or PF1 :Height 9 mm









Demodulation Filter

Place close to Codec



From PF1


Max. 100mVrms input for Mic-IN

Normal Open

Pink

MIC-IN Jack


Normal Open Type



Comment by RichPower Vic 2008/01/12

From PF1

Green SUYIN=010188FR006G107HL



From PF1


Headphone-OUT

Normal Open

Green

Normal Open Type

SUYIN=010188FR006G107HL




modified 2009/01/13 by Rich Power comment


100P or 200P





CPU CORE

Slew Rate = $12.5(\text{mV}/\mu\text{s}) * (71.5\text{K}/\text{Rtime}) = 12.5 \text{ mV}/\mu\text{s}$
 Vlimit = 1.5V









$$\begin{aligned}
 T_{on} &= 19 \cdot 10^{-12} \cdot R_{ton} \cdot ((2/3) \cdot V_{out} + 100mV) / V_{in} + 50ns \\
 &= 210ns \\
 f &= (1/T_{on}) \cdot (V_{out}/V_{in}) \\
 &\approx 263Hz
 \end{aligned}$$

FDS6690AS $R_{dson} = 12 \sim 15m\Omega$
 +1.05V OCP:10A 263K

$$\begin{aligned}
 \Delta I \text{ (ripple current)} &= (19 - 1.05) \cdot 1.05 / (1u \cdot 263k \cdot 19) \\
 &= 3.77A
 \end{aligned}$$

$$\begin{aligned}
 I_{ocp} &= 10 - (3.77/2) = 8.16A \\
 V_{trip} &= 8.16A \cdot 15m\Omega = 122.4mV \\
 R_{trip} &= 122.4mV / 10uA = 12.24K
 \end{aligned}$$





Quanta Computer Inc.

PROJECT : EL7

Size	Document Number	Rev
	VCCP 1.05V(TPS51117)	1A

Date: Friday, April 24, 2009 Sheet 28 of 34







Quanta Computer Inc.


PROJECT : EL7

Size	Document Number	Rev
	Clock Block Diagram	1A
Date:	Friday, April 24, 2009	Sheet 30 of 34

Power On Sequence







Below table need be modify (waiting other schematic ready)

POWER	Distribution
VIN	LCD
5VPCU	IT8502
+5V_S5	ICH , MAX8796 , TPS51117
+5V_SUS	USB conn , PS/2 mouse K/B conn , CAMERA
+5V	FAN , LCD , SATA HDD , SATA ODD , ALC269 , ICH
LCDVCC	LCD panel
3VPCU	Power S/W , IT8502 , ICH
+3V_S5	ICH
+3V	SCALER , ALC269 , IT8502 , CLK gen , MCH , ICH , SO-DIMM , EDID EEPROM , SATA HDD , SSD , WLAN , Power S/W , G781 , RTL8111 , RTS5159
+3VCARD	4 in 1 conn
+2.5V	SCALER , MCH
+1.8VSUS	SO-DIMM , MCH , TPS51116
VTERM	SO-DIMM
+1.5V	CPU , MCH , ICH , WLAN
+1.05V	CLK gen , CPU , MCH , ICH
VCC_CORE	CPU
LANVCC	RTL8111

DATE	Modify Description List	Note
2009 0302 VER:B	1.PAG23 SPK Change ACN1 :the same as CN1 or CN2 (53398-0410-4P-L) 2.PAG18 SW Change CN6:the same as CN4 (87212-1000L-10P-R) 3.PAG20&PG18 Remove SSD module ,H6 and H11 4.PAG12 Signal MID2 change form GPIO35 to GPIO14 5.Change caps or resistors footprints with "-C" to non "-C" 6.PAG16 Chage C274,C281 and C284 to CC3528	
2009 0303 VER:B	1.PAG16 delete R129,R132,R181,R185 of USB 2.PAG25 Short 0 Ohm resistor:PR84,PR88,PR89,PR91,PR92,PR93,PR94,PR85,PR79,PR73,PR5,PR81,PR90 3.PAG26 Short 0 Ohm resistor:PR104,PR111,PR112 4.PAG29 Short 0 Ohm resistor:PR49,PR51 5.PAG22 Modify EC Pin3 to VCCRTC 6.PAG29 Solve +1.5 discharge circuit short problem 7.PAG23 Modify AL6,AL7,AL8,AL9,AC31,AC32,AC33,AC34 8.PAG12 Change GPIO6 to BIOS_WP#,delete R164,R165 9.PAG22 ADD BIOS PROTECT Circuit	
2009 0305 VER:B	1.PAG18 Change L29,L30,L31,L32,L33,L34 to BLM18PG181SN1D_6(The same as L10) 2.PAG27 Add PR129	
2009 0413 VER:C	1.PAG16 Chage C237,C181 to CC3528 2.PAG20 Chage CN5 footprint to 85205-1200-12p-r (DFWF12MS049) 3.PAG14 Add D35 U2 pin connector to EC U14_124 LCD_ON 4.PAG17 Add D33,D34 GPIO34 LAN_ON_SB and LAN_ON_EC U12 pin28 5.PAG21 Add D36,R70 6.PAG22 Add U20,C437	